Loading...
Home
About
Courses
Digital Logic Design
RTL Design
Standard Cell Design
Basic SystemVerilog Verification
Advandced UVM Verification
Advandced Standard Cell Design
Instructors
Students
Contact
Languages
English
Tiếng Việt
Contact Us
Our Team
Home
Pages
Our Team
Instructors
Expert Instructors
M.Eng. Ta Xuan Tung
RTL Design Engineer
Eng. Nguyen Nam Phuong
RTL Design Engineer
Eng. Pham Ngoc Lam
Design Verification Engineer
Eng. Tran Van Tai
Standard Cell Engineer
Eng. Nguyen Hai Viet
Memory Engineer
Eng. Phan Minh Nghia
Standard Cell Engineer